Skip to content
Sagan

Paper

OpenRTLSet: A Fully Open-Source Dataset for Large Language Model-based Verilog Module Design

Unreadunread

AI summary

arXiv:2606. 10285v1 Announce Type: new Abstract: OpenRTLSet introduces the largest fully open-source dataset for hardware design, offering over 131,000 diverse Verilog code samples to the research community and industry.