Skip to content
Sagan

Paper

BipBipCache: Pipeline-Aware Integration of Low-Latency Tweakable Encryption in an Embedded Cache Controller

Unreadunread

AI summary

arXiv:2606. 23941v1 Announce Type: new Abstract: Consumer and embedded processors store sensitive data in on-chip SRAM caches that remain readable after power loss or physical probing unless ciphertext is maintained in the memory array itself.